Abstract-Many True Random Numbers Generators (TRNG) use jittery clocks generated in ring oscillators as a source of entropy. This is especially the case in Field Programmable Gate Arrays (FPGA), where sources of randomness are very limited. Inverter Ring Oscillators (IRO) are relatively well characterized as entropy sources. However, it is known that they are very sensitive to working conditions. This fact makes them vulnerable to attacks. On the other hand, Self-Timed Rings (STR) are currently considered as a promising solution to generate robust clock signals. Although many studies deal with their temporal behavior and robustness in Application Specific Integrated Circuits (ASIC), equivalent study does not exist for FPGAs. Furthermore, these oscillators were not analyzed and characterized as entropy sources aimed at TRNG design. In this paper, we analyze STRs as entropy sources for TRNGs implemented in FPGAs. Next, we compare STRs and IROs when serving as sources of randomness. We show that STRs represent very interesting alternative to IROs: they are more robust to environmental fluctuations and they exhibit lower extra-device frequency variations.
I. INTRODUCTION
True Random Number Generators (TRNG) are ubiquitous in security chips, they are one of the basic cryptographic primitives. TRNGs are used to generate encryption keys as well as initialization vectors, challenges and signature parameters. Therefore, they must fulfill strict statistical requirements and be secure and unpredictable. The quality of the generated random sequence depends mainly on two factors: the quality of the entropy source and the entropy extraction method. While many TRNGs in ASICs use analog components to generate randomness, their realization in FPGAs is much more restricted. Currently, the majority of TRNGs on FPGAs rely on extracting the jitter from clock signals to generate random bit sequences. To achieve security requirements, the jittery clock signal needs to be precisely characterized.
Nowadays, IROs are the most widely used solution as generators of jittery clocks in both ASICs and FPGAs due to their low area, good integration in digital and analog design flow and important phase noise. However, previous studies showed that IROs are very sensitive to voltage and process variability. In [1] , the authors present experimental results showing that changing operating conditions such as power supply voltage or operating temperature may affect the output quality of a ring oscillator based TRNG when the signal is subsampled. An attacker may subsequently shift the operating point via a simple non-invasive manipulation and easily bias the TRNG output. Another vulnerability is pointed out by the authors of [2] who analyze the jitter generated in ring oscillators and propose a simple physical model of jitter sources showing that the random jitter accumulates slower than the global and manipulable deterministic jitter.
On the other hand, STRs were studied in many contexts and seem to be a good alternative to IROs as generators of robust clock signals. Events in STRs can propagate evenly-spaced or as bursts. In [3] , Winstanley et al. use Charlie diagrams to predict bursting behaviors in STRs. Hamon et al. carry on this study in [4] . They propose a high level time accurate model to predict the oscillation mode of a STR and provide simple design rules to prevent the burst oscillating mode. Moreover, they show by simulations that STRs offer better robustness to process variability than IROs.
Our study of STR was motivated by the fact that most of previous works were oriented in ASICs and equivalent study does not exist for FPGAs. Furthermore, while a wide range of oscillators was characterized and used in TRNGs, still no study deals with the possible use of STRs as randomness sources. This paper extends the works presented in [4] . Our experimental results confirm robustness of STRs in FPGAs. The paper also provides a characterization of STRs as entropy sources and compares STRs with IROs. It is organized as follows: Section 2 describes the architecture and behavior of STRs and IROs. Section 3 defines the temporal model for STRs adopted in this paper. Section 4 analyses the jitter in both STRs and IROs. Section 5 regroups and discusses the experimental results obtained in FPGAs. Section 6 concludes the paper.
II. RINGS ARCHITECTURE AND BEHAVIOR
This section presents the studied rings architecture and behavior and describes the analog effects that influence the propagation delay of a STR stage.
A. IRO Architecture and Behavior
The studied IRO structure is depicted in Fig. 1 . The first ring stage is an inverter while all other stages are delay elements. L ring stages are connected to form a ring. The oscillatory behavior of the IRO is due to the propagation of one event all around the ring: each ring stage propagates the rising and falling edge of the generated clock signal in two successive half-periods [2] .
B. STR Architecture
The STR structure is depicted in Fig. 2 . It corresponds to the control path of a micropipeline as proposed by I. E. Sutherland in [5] , which was closed to form a ring of L stages. Each stage is composed of a Muller gate and an inverter. For the stage i, F i is the forward input, R i the reverse input, and C i is the output. 2) Tokens and Bubbles Propagation: Knowing the stage truth table and the token and bubbles concept described above, a token propagates from the stage i to the stage i + 1 if and only if the next stage i + 1 contains a bubble (see Fig. 4 ). In the same time, a bubble propagates from the stage i + 1 to the previous stage i if and only if the previous stage i contains a token. The condition for a token to propagate from stage i to stage i + 1 is expressed as follows:
The propagation rule implies STR will have an oscillatory behavior if the next conditions are valid:
where N B is the number of bubbles, • N T is a positive even number of tokens.
3) Steady Regime: STRs can evolve into two propagation modes: an evenly-spaced and a burst propagation mode [3] (see Fig. 5 ). The evenly-spaced mode occurs when the tokens evenly spread all-around the ring and propagate with a constant spacing. The burst mode occurs when the tokens get together to form a cluster that propagates all around the ring. The oscillation mode in the steady regime depends on the stage timing parameters and the ratio N T /N B [4] . The model proposed in [3] allows to take into account two analog phenomena that affect the propagation delay of a ring stage: the Charlie and drafting effects.
1) The Charlie Effect: Previous works on the C-element (Muller gate) point out the impact of the separation time between input events on a STR stage propagation delay: the closer are the inputs arrival times, the longer will be the stage propagation delay.
2) The Drafting Effect: The drafting effect describes the impact of the elapsed time from the last output event on a gate propagation delay: the shorter is this time, the shorter will be the gate propagation delay. While the drafting effect can easily be determined and relatively be strong in ASICs, our experience shows that this effect is much lower in FPGAs. Therefore we propose to neglect the drafting effect in our study.
3) Evenly-spaced Mode Locking Mechanism: The Charlie effect is the key to understand how a STR evolves into the evenly-spaced propagation mode. When two tokens get closer in the ring, the separation time of a ring stage is shorter and the propagation delay is thus longer due to the Charlie effect. That means that, under the influence of the Charlie effect, tokens push away from each other, which makes them spread evenly all around the ring. The authors of [4] proved that it is possible to guarantee the evenly-spaced propagation mode by respecting a simple design rule without any knowledge of the Charlie effect parameters:
where D f f is the forward static delay and D rr the reverse static delay of a ring stage as depicted in Fig. 3 . For randomness generation purposes, we consider that the burst oscillation mode is irrelevant since it could introduce an undesirable bias to the generator. In our characterization of STRs, we focus on the evenly-spaced propagation mode, which can be set by adjusting the ratio N T /N B at the ring initialization.
III. STR TEMPORAL MODEL
We propose in this section to clearly define the initial hypothesis in order to establish the Charlie model for studied implementations of STRs in Altera FPGAs. This model provides a framework for understanding the robustness properties and the jitter characteristics of the studied rings.
A. Initial Hypothesis
Considering that each STR stage is implemented in one Look-Up- Table ( LUT) and the interconnection delays are neglected, we can assume that D f f = D rr . Consequently, according to Equation 1, STRs initialized with as many tokens as bubbles should evolve into the evenly-spaced propagation mode. For the rest of our study:
B. Charlie Diagram
The Charlie diagram gives the propagation delay of a ring stage as a function of the separation time between the input events, while taking into account the Charlie effect. It is tuned in our case by 2 parameters:
• D s -the static propagation delay of a ring stage, • D charlie -the Charlie effect magnitude. 
It can be observed that the shorter is the separation time s the smaller is the derivative dcharlie ds
. That means that variations around s = 0 (bottom of the curve) are smoothed 
IV. ANALYSIS OF THE JITTER IN STRS AND IROS
We propose in this section a simple jitter model for the studied STRs and IROs. As explained in [2] , two types of jitter must be considered in TRNGs: local Gaussian jitter (the source of randomness), and global deterministic jitter (a mean for attacking the generator). One of the jitter measurements is the period jitter. The period jitter is defined as the deviation of the oscillation period T from its ideal value T id (or mean value T mean ). The standard deviation σ period of a population of measured periods is often used to quantify the period jitter. For the sake of consistency, we refer to σ period as the period jitter.
A. Local Gaussian Jitter
In the studied FPGA implementation of STR and IRO, each ring stage (which is implemented in one LUT for both IRO and STR) is considered as a source of the local Gaussian jitter: its propagation delay follows a normal distribution N (D g , σ 2 g ). We refer to σ g as the jitter of a single gate (LUT cell).
The major difference in period jitters of STRs and IROs lies in the way the jitter accumulates throughout the structure. In the IRO, the period is defined by two laps of one event all around the ring structure. During its run, the event accumulates the jitter with a square root law with respect to the number of the crossed stages. Thus, the period jitter σ period can be expressed as a function of the number of stages (k) and the jitter of one gate (σ g ):
In a STR, several events propagate in the ring simultaneously: each token is an event propagating across the ring. The oscillation period is defined by the elapsed time between successive tokens. Each token crossing a stage experiences a variation in its propagation delay due to the local Gaussian jitter contribution of the stage. For example, if token i reaches stage k at the time t k1 +N (0, σ 2 g ), and token i+2 reaches stage k at the time t k2 +N (0, σ 2 g ), the elapsed time between the two tokens is t k2 − t k1 + N (0, 2σ 2 g ). Contrary to IRO, the effect of jitter accumulation is only temporary since the Charlie effect permanently regulates the tokens temporal spacing. Therefore, we can approximate t k2 − t k1 by a constant equal to the mean oscillation period T mean . Subsequently, we estimate the period jitter, which is independent of the number of stages as follows:
Finally, we suggest that the period jitter in STRs is mostly composed of the jitter generated locally in the ring stage serving as the output of the oscillating signal.
B. Global Deterministic Jitter
Global deterministic jitter refers to the non-random variations in propagation delays due to external global influences (e.g. a modulation of the power supply voltage). The authors of [2] pointed out the fact that global deterministic jitter accumulates linearly throughout the IRO structure. If D deti is the deterministic contribution in the propagation delay when the propagating event crosses stage i, then
is the global deterministic contribution during one IRO period. Here again, the main difference with the STR is the fact that in the STR several events propagate simultaneously. When a deterministic variation is applied to the ring, it affects each event in the same way. Since the half-period is defined by the elapsed time between two successive events, we suppose that the deterministic term is strongly attenuated. On the other hand, the deterministic delay variations are smoothed as the Charlie effect regulates the token propagation.
V. EXPERIMENTAL RESULTS
In order to validate our analysis, we used five equivalent boards designed especially for TRNG applications and featuring Altera Cyclone III devices. To reduce deterministic jitter introduced by the power supply, these boards also feature a linear voltage regulator. Frequency and jitter were measured externally using a wide band digital oscilloscope LeCroy Wavepro 735 ZI. In order to reduce the impact of the slow standard input/output circuitry, we used the LVDS (Low Voltage Differential Signaling) interface of the device and an active differential probe with a 4 GHz bandwidth.
A. Observations, remarks
We implemented several configurations of IROs and STRs in the selected FPGAs. Logic cells were placed manually (if possible in the same Altera LAB) in order to reduce the interconnection delays. We verified experimentally that STRs with N T = N B evolve into the evenly-spaced mode for ring lengths varying from 4 to 96. Furthermore, experiment shows that for a 32-stage ring, evenly-spaced mode is obtained for configurations where N T = {10, 12, 14, 16, 18, 20} which suggests a high charlie effect in the selected devices.
B. Sensitivity to Voltage Variations
We measured ring frequencies for core power supply voltage varying from 1V to 1.4V . Frequencies are normalized to compare Robustness to Voltage Variations (RVV) between oscillators that have different frequencies:
• F being the measured frequency at various voltage levels and F nom the measured frequency at 1.2V , the normalized frequency F n is expressed as follows
• F max being the measured frequency at 1.4V and F min the measured frequency at 1V , the normalized frequency excursion ∆F is defined for a 0.4V voltage sweep as follows ∆F = We note the 4-stage STR achieves the same sensitivity to voltage variations than the IRO configurations. In reality, due to routing delays, separation times can occur in the linear part of the Charlie diagram in Fig. 7 where the Charlie effect is neglectable. However, Table I shows that RVV is slightly improved for the STR when we increase the number of stages, which is not the case for the IRO. Although the adopted temporal model does not explain this fact, we suggest that a higher number of stages causes tokens to be more constrained in the structure: this issue is a research area that needs to be explored. Finally, while IROs RVV cannot be improved by design, it is possible to increase STRs RVV at the cost of a larger FPGA logic resources usage.
C. Sensitivity to Process Variability
Process variability refers to the extra-device variability of propagation delays, which is due to the technology and manufacturing process. In this section, we evaluate the extradevice frequency variability for different ring configurations by sending the same bit-stream to five available boards. For each ring, we measured the ring frequencies in each board and calculated the relative standard deviation σ rel as follows:
where σ is the standard deviation of the measured frequency values and F mean is the mean of the measured frequency values. Results are presented in Table II . Table II , the frequency dispersion of the 96-stage STR is narrower than for other rings. Here again, it appears that increasing the number of stages improves the robustness of STRs against the process variability. One can argue that this is also true for IROs, because increasing the number of stages allows to approach more accuratly the mean propagation delay of a ring stage. However, while it is possible to maintain high frequencies in STRs, frequency decreases linearly with the number of stages in IROs. Therefore, STRs achieve much better robustness to extra-device frequency variability at high frequencies than IROs.
D. Jitter Measurements
Jitter measurements in this section are provided using the wide-band digital oscilloscope LeCroy Wavepro 735 ZI statistical tools.
1) Jitter Histograms: Fig. 9 shows the period jitter histograms for a 96-stage STR and a 5-stage IRO with similar frequencies (around 300 MHz). Both the IRO and STR exhibit a Gaussian jitter. This is not a new result for IROs, but it is relevant for STRs. The Gaussian jitter distribution in STRs 2) Jitter Measurement Method: Although the oscilloscope could theoretically measure the period jitter and the cycleto-cycle jitter (difference between two successive periods), it was not suitable for precise measurements of very low jitter values that were biased due to the error introduced by the the sampling frequency of the oscilloscope and the input/output circuitry. Therefore, we measured the accumulated jitter and computed the initial jitter values using the theoretical jitter accumulation properties presented in [2] . osc is the output of the ring oscillator. Signal osc mes is generated inside the chip by counting 2n rising events of signal osc as depicted in Fig. 10 . The idea is to measure osc mes jitter values and to compute osc jitter values. 
The ring oscillator period can be decomposed into a random and a deterministic contribution. The random term follows a normal distribution N (T mean , σ 2 p ) where T mean is its mean and σ 2 p is its variance. D i is the deterministic contribution during the period i of osc:
When adding independent random variables, variances are added:
k=1 D i is the deterministic contribution during a period of signal osc mes. The main hypothesis of the method proposed in this section is expressed as follows: It is always possible to choose n high enough to verify the following assumption:
We systematically verify this hypothesis before applying the method by simply checking the cycle-to-cycle period histogram of signal osc mes and verifying that it follows a normal distribution. Therefore, the difference between two successive osc mes periods is:
T mes N (0, 4nσ 2 p ) Using the oscilloscope, we measure the cycle-to-cycle jitter σ mescc of signal osc mes. Finally:
In the case of IRO, and according to equation 4, we can deduce the standard deviation (σ g ) related to the jitter generated locally in a single LUT cell (k being the number of stages):
3) Results: We measured period jitter for both the IRO and STR as a function of the number of stages. In Fig. 11 , we plotted the period jitter σ p for the IRO with respect to the number of stages. For each measured value, we computed and plotted σ g the standard deviation of a single gate propagation delay. In Fig. 12 , we plotted the period jitter σ p for the STR as a function of the number of stages. The measured values are relatively constant with respect to the number of stages (between 2ps and 4ps) as expected considering the analysis in Section IV-A. Moreover, the measured values converge to a constant value when we increase the number of stages. As for robustness to voltage variations, this result suggests that tokens are more constrained and the Charlie effect is more present in this case. In addition, √ 2σ g 2.83ps which corresponds to the constant value of σ p for high number of stages (∼ 2.5ps). Finally, these measurements confirm Equation 5 proposed in Section IV-A.
VI. CONCLUSION
In this paper, we compared inverter ring oscillators and selftimed rings when serving as entropy sources:
• we evaluated and compared robustness to voltage and device manufacturing process variability for both IROs and STRs, • we analyzed the jitter in STRs and validated our analysis experimentally by jitter measurements. The results showed that the robustness of STRs to voltage variations can be enhanced by increasing the ring length, which is not the case for IROs. STRs exhibit also lower extra-device frequency variations than their counterparts when operating in high frequency ranges. The period jitter in STRs does not depend on the ring length, but mostly on the local jitter generated in one ring stage, which means that each ring stage can be considered as an independant entropy source. Even though their gaussian jitter can be lower than in IROs, STRs exhibit a lower deterministic jitter. We can therefore suppose that STR-based TRNGs should be more robust to attacks than IRO-based TRNGs. In addition, STRs robustness to manufacturing process variability is a feature that can be successfully used in many TRNG designs and namely in TRNGs based on the coherent sampling [7] , where the designer needs to guarantee that the ring oscillators frequencies will remain in a required interval for all devices of the same family. Our future works will focus on exploiting the STR properties for designing a robust TRNG.
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